Subversion Repositories svnkaklik

Rev

Rev 1096 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1096 Rev 1098
Line 11... Line 11...
11 
\Xfnote
 11 
\Xfnote
12 
\Xpage{2}
 12 
\Xpage{2}
13 
\Xsec{1.2}{Modern Radio astronomy receiver }{2}
 13 
\Xsec{1.2}{Modern Radio astronomy receiver }{2}
14 
\Xfnote
 14 
\Xfnote
15 
\Xsecc{1.2.1}{Observation types }{2}
 15 
\Xsecc{1.2.1}{Observation types }{2}
16 
\Xsec{1.3}{Required receiver parameters }{2}
 - 
 
17 
\Xpage{3}
 16 
\Xpage{3}
- 
 
 17 
\Xsec{1.3}{Required receiver parameters }{3}
18 
\Xsecc{1.3.1}{Sensitivity and noise number }{3}
 18 
\Xsecc{1.3.1}{Sensitivity and noise number }{3}
19 
\Xsecc{1.3.2}{Dynamic range }{3}
 19 
\Xsecc{1.3.2}{Dynamic range }{3}
20 
\Xtab{ADC-dynamic-range}{1.1}{Dynamic range versus bit depth}
 20 
\Xtab{ADC-dynamic-range}{1.1}{Dynamic range versus bit depth}
21 
\Xlabel{ADC-dynamic-range}{1.1}
 21 
\Xlabel{ADC-dynamic-range}{1.1}
22 
\Xsecc{1.3.3}{Bandwidth }{3}
 22 
\Xsecc{1.3.3}{Bandwidth }{3}
Line 31... Line 31...
31 
\Xsec{2.4}{System description }{5}
 31 
\Xsec{2.4}{System description }{5}
32 
\Xsecc{2.4.1}{Frequency synthesis }{5}
 32 
\Xsecc{2.4.1}{Frequency synthesis }{5}
33 
\Xfnote
 33 
\Xfnote
34 
\Xpage{6}
 34 
\Xpage{6}
35 
\Xsecc{2.4.2}{Signal cable connectors }{6}
 35 
\Xsecc{2.4.2}{Signal cable connectors }{6}
36 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
 - 
 
37 
\Xlabel{img-miniSAS-cable}{2.1}
 - 
 
38 
\Xsecc{2.4.3}{Signal integrity requirements }{6}
 36 
\Xsecc{2.4.3}{Signal integrity requirements }{6}
39 
\Xsecc{2.4.4}{ADC modules design }{6}
 37 
\Xsecc{2.4.4}{ADC modules design }{6}
40 
\Xpage{7}
 38 
\Xpage{7}
- 
 
 39 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
- 
 
 40 
\Xlabel{img-miniSAS-cable}{2.1}
41 
\Xsecc{2.4.5}{ADC selection }{7}
 41 
\Xsecc{2.4.5}{ADC selection }{7}
42 
\Xpage{8}
 42 
\Xpage{8}
43 
\Xtab{ADC-types}{2.1}{Available ADC types}
 43 
\Xtab{ADC-types}{2.1}{Available ADC types}
44 
\Xlabel{ADC-types}{2.1}
 44 
\Xlabel{ADC-types}{2.1}
45 
\Xsecc{2.4.6}{ADC modules interface }{8}
 45 
\Xsecc{2.4.6}{ADC modules interface }{8}
46 
\Xsecc{2.4.7}{Output data format }{8}
 46 
\Xsecc{2.4.7}{Output data format }{8}
- 
 
 47 
\Xsec{2.5}{Achieved parameters }{8}
47 
\Xpage{9}
 48 
\Xpage{9}
48 
\Xfig{VITA57-regions}{2.3}{VITA57 board geometry}
 49 
\Xfig{VITA57-regions}{2.3}{VITA57 board geometry}
49 
\Xlabel{VITA57-regions}{2.3}
 50 
\Xlabel{VITA57-regions}{2.3}
50 
\Xsec{2.5}{Achieved parameters }{9}
 - 
 
51 
\Xsecc{2.5.1}{Data reading and recording }{9}
 51 
\Xsecc{2.5.1}{Data reading and recording }{9}
52 
\Xsecc{2.5.2}{ADC module parameters }{9}
 - 
 
53 
\Xpage{10}
 52 
\Xpage{10}
54 
\Xpage{11}
 53 
\Xpage{11}
- 
 
 54 
\Xsecc{2.5.2}{ADC module parameters }{11}
55 
\Xpage{12}
 55 
\Xpage{12}
56 
\Xchap{3}{Proposed final system }{12}
 - 
 
57 
\Xsec{3.1}{Custom design of FPGA board }{12}
 - 
 
58 
\Xsec{3.2}{Parralella board computer }{12}
 - 
 
59 
\Xsec{3.3}{GPU based computational system }{12}
 - 
 
60 
\Xpage{13}
 56 
\Xpage{13}
- 
 
 57 
\Xchap{3}{Example of usage }{13}
- 
 
 58 
\Xsec{3.1}{Basic interferometer station }{13}
- 
 
 59 
\Xfig{meteor-reflection}{3.1}{Meteor reflection}
- 
 
 60 
\Xlabel{meteor-reflection}{3.1}
- 
 
 61 
\Xfig{phase-phase-difference}{3.2}{Phase difference}
- 
 
 62 
\Xlabel{phase-phase-difference}{3.2}
- 
 
 63 
\Xpage{14}
61 
\Xfig{img-NVIDIA-K1}{3.1}{NVIDIA Jetson TK1 Development Kit}
 64 
\Xfig{block-schematic}{3.3}{Receiver block schematic}
62 
\Xlabel{img-NVIDIA-K1}{3.1}
 65 
\Xlabel{block-schematic}{3.3}
63 
\Xpage{15}
 66 
\Xpage{15}
64 
\Xchap{A}{Circuit diagram of ADCdual01A module }{15}
 67 
\Xchap{4}{Proposed final system }{15}
- 
 
 68 
\Xsec{4.1}{Custom design of FPGA board }{15}
- 
 
 69 
\Xsec{4.2}{Parralella board computer }{15}
- 
 
 70 
\Xsec{4.3}{GPU based computational system }{15}
65 
\Xpage{16}
 71 
\Xpage{16}
66 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{16}
 72 
\Xfig{img-NVIDIA-K1}{4.1}{NVIDIA Jetson TK1 Development Kit}
- 
 
 73 
\Xlabel{img-NVIDIA-K1}{4.1}
67 
\Xpage{17}
 74 
\Xpage{17}
68 
\Xpage{18}
 75 
\Xchap{5}{Conclusion }{17}
- 
 
 76 
\Xsec{5.1}{Possible future improvements }{17}
69 
\Xpage{19}
 77 
\Xpage{19}
- 
 
 78 
\Xchap{A}{Circuit diagram of ADCdual01A module }{19}
70 
\Xpage{20}
 79 
\Xpage{20}
- 
 
 80 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{20}
- 
 
 81 
\Xpage{21}
- 
 
 82 
\Xpage{22}
- 
 
 83 
\Xpage{23}
- 
 
 84 
\Xpage{24}