Subversion Repositories svnkaklik

Rev

Rev 1109 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1109 Rev 1111
Line 6... Line 6...
6 
\Xpage{-5}
 6 
\Xpage{-5}
7 
\Xpage{-6}
 7 
\Xpage{-6}
8 
\Xpage{1}
 8 
\Xpage{1}
9 
\Xchap{1}{Introduction }{1}
 9 
\Xchap{1}{Introduction }{1}
10 
\Xsec{1.1}{Current radioastronomy problems }{1}
 10 
\Xsec{1.1}{Current radioastronomy problems }{1}
11 
\Xfnote
 - 
 
12 
\Xpage{2}
 11 
\Xpage{2}
13 
\Xsec{1.2}{Modern Radio astronomy receiver }{2}
 12 
\Xsec{1.2}{Modern Radio astronomy receiver }{2}
14 
\Xfnote
 13 
\Xfnote
15 
\Xsecc{1.2.1}{Observation types }{2}
 14 
\Xsecc{1.2.1}{Observation types }{2}
16 
\Xpage{3}
 15 
\Xpage{3}
Line 23... Line 22...
23 
\Xpage{4}
 22 
\Xpage{4}
24 
\Xsec{1.4}{Current status of receivers digitalization units }{4}
 23 
\Xsec{1.4}{Current status of receivers digitalization units }{4}
25 
\Xsecc{1.4.1}{Custom digitalization system }{4}
 24 
\Xsecc{1.4.1}{Custom digitalization system }{4}
26 
\Xsecc{1.4.2}{Modular digitalization systems }{4}
 25 
\Xsecc{1.4.2}{Modular digitalization systems }{4}
27 
\Xpage{5}
 26 
\Xpage{5}
- 
 
 27 
\Xchap{2}{Trial design }{5}
- 
 
 28 
\Xsec{2.1}{Required parameters }{5}
- 
 
 29 
\Xsec{2.2}{Sampling frequency }{5}
- 
 
 30 
\Xsec{2.3}{System scalability }{5}
28 
\Xpage{6}
 31 
\Xpage{6}
29 
\Xchap{2}{Trial design }{6}
 - 
 
30 
\Xsec{2.1}{Required parameters }{6}
 - 
 
31 
\Xsec{2.2}{Sampling frequency }{6}
 - 
 
32 
\Xsec{2.3}{System scalability }{6}
 - 
 
33 
\Xpage{7}
 - 
 
34 
\Xsecc{2.3.1}{Differential signaling }{7}
 32 
\Xsecc{2.3.1}{Differential signaling }{6}
35 
\Xsecc{2.3.2}{Phase matching }{7}
 33 
\Xsecc{2.3.2}{Phase matching }{6}
36 
\Xsec{2.4}{System description }{7}
 34 
\Xsec{2.4}{System description }{6}
37 
\Xsecc{2.4.1}{Frequency synthesis }{7}
 35 
\Xsecc{2.4.1}{Frequency synthesis }{6}
38 
\Xfnote
 36 
\Xfnote
39 
\Xpage{8}
 37 
\Xpage{7}
40 
\Xsecc{2.4.2}{Signal cable connectors }{8}
 38 
\Xsecc{2.4.2}{Signal cable connectors }{7}
41 
\Xsecc{2.4.3}{Signal integrity requirements \immediate \write 16{l.99 OPmac WARNING: duplicated label [diff-signaling], ignored.}\ignorespaces  }{8}
 39 
\Xsecc{2.4.3}{Signal integrity requirements \immediate \write 16{l.99 OPmac WARNING: duplicated label [diff-signaling], ignored.}\ignorespaces  }{7}
42 
\Xlabel{diff-signaling}{2.4.4}
 40 
\Xlabel{diff-signaling}{2.4.4}
43 
\Xsecc{2.4.4}{ADC modules design }{8}
 41 
\Xsecc{2.4.4}{ADC modules design }{7}
44 
\Xsecc{2.4.5}{ADC selection }{8}
 42 
\Xsecc{2.4.5}{ADC selection }{7}
45 
\Xpage{9}
 43 
\Xpage{8}
46 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
 44 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
47 
\Xlabel{img-miniSAS-cable}{2.1}
 45 
\Xlabel{img-miniSAS-cable}{2.1}
48 
\Xpage{10}
 46 
\Xpage{9}
49 
\Xtab{ADC-types}{2.1}{Available ADC types}
 47 
\Xtab{ADC-types}{2.1}{Available ADC types}
50 
\Xlabel{ADC-types}{2.1}
 48 
\Xlabel{ADC-types}{2.1}
51 
\Xfig{1-line-out}{2.2}{Single line ADC output signals}
 49 
\Xfig{1-line-out}{2.2}{Single line ADC output signals}
52 
\Xlabel{1-line-out}{2.2}
 50 
\Xlabel{1-line-out}{2.2}
- 
 
 51 
\Xpage{10}
- 
 
 52 
\Xsecc{2.4.6}{ADC modules interface }{10}
53 
\Xpage{11}
 53 
\Xpage{11}
54 
\Xsecc{2.4.6}{ADC modules interface }{11}
 - 
 
55 
\Xpage{12}
 - 
 
56 
\Xfig{VITA57-regions}{2.4}{VITA57 board geometry}
 54 
\Xfig{VITA57-regions}{2.4}{VITA57 board geometry}
57 
\Xlabel{VITA57-regions}{2.4}
 55 
\Xlabel{VITA57-regions}{2.4}
58 
\Xsecc{2.4.7}{Output data format }{12}
 56 
\Xsecc{2.4.7}{Output data format }{11}
59 
\Xsec{2.5}{Achieved parameters }{12}
 57 
\Xsec{2.5}{Achieved parameters }{11}
60 
\Xsecc{2.5.1}{Data reading and recording }{12}
 58 
\Xsecc{2.5.1}{Data reading and recording }{11}
61 
\Xsecc{2.5.2}{ADC module parameters }{12}
 59 
\Xsecc{2.5.2}{ADC module parameters }{11}
- 
 
 60 
\Xpage{12}
62 
\Xpage{13}
 61 
\Xpage{13}
63 
\Xpage{14}
 - 
 
64 
\Xfig{ADC1-FFT}{2.7}{ADC1 sine test FFT}
 62 
\Xfig{ADC1-FFT}{2.7}{ADC1 sine test FFT}
65 
\Xlabel{ADC1-FFT}{2.7}
 63 
\Xlabel{ADC1-FFT}{2.7}
66 
\Xpage{15}
 64 
\Xpage{14}
67 
\Xfig{ADC2-FFT}{2.8}{ADC2 sine test FFT}
 65 
\Xfig{ADC2-FFT}{2.8}{ADC2 sine test FFT}
68 
\Xlabel{ADC2-FFT}{2.8}
 66 
\Xlabel{ADC2-FFT}{2.8}
69 
\Xpage{16}
 67 
\Xpage{15}
70 
\Xchap{3}{Example of usage }{16}
 68 
\Xchap{3}{Example of usage }{15}
71 
\Xsec{3.1}{Basic interferometer station }{16}
 69 
\Xsec{3.1}{Basic interferometer station }{15}
72 
\Xfig{block-schematic}{3.1}{Receiver block schematic}
 70 
\Xfig{block-schematic}{3.1}{Receiver block schematic}
73 
\Xlabel{block-schematic}{3.1}
 71 
\Xlabel{block-schematic}{3.1}
74 
\Xpage{17}
 72 
\Xpage{16}
75 
\Xfig{meteor-reflection}{3.2}{Meteor reflection}
 73 
\Xfig{meteor-reflection}{3.2}{Meteor reflection}
76 
\Xlabel{meteor-reflection}{3.2}
 74 
\Xlabel{meteor-reflection}{3.2}
77 
\Xfig{phase-phase-difference}{3.3}{Phase difference}
 75 
\Xfig{phase-phase-difference}{3.3}{Phase difference}
78 
\Xlabel{phase-phase-difference}{3.3}
 76 
\Xlabel{phase-phase-difference}{3.3}
- 
 
 77 
\Xpage{17}
- 
 
 78 
\Xchap{4}{Proposed final system }{17}
- 
 
 79 
\Xsec{4.1}{Custom design of FPGA board }{17}
- 
 
 80 
\Xsec{4.2}{Parralella board computer }{17}
- 
 
 81 
\Xsec{4.3}{GPU based computational system }{17}
79 
\Xpage{18}
 82 
\Xpage{18}
80 
\Xchap{4}{Proposed final system }{18}
 - 
 
81 
\Xsec{4.1}{Custom design of FPGA board }{18}
 - 
 
82 
\Xsec{4.2}{Parralella board computer }{18}
 - 
 
83 
\Xsec{4.3}{GPU based computational system }{18}
 - 
 
84 
\Xpage{19}
 - 
 
85 
\Xfig{img-NVIDIA-K1}{4.1}{NVIDIA Jetson TK1 Development Kit}
 83 
\Xfig{img-NVIDIA-K1}{4.1}{NVIDIA Jetson TK1 Development Kit}
86 
\Xlabel{img-NVIDIA-K1}{4.1}
 84 
\Xlabel{img-NVIDIA-K1}{4.1}
- 
 
 85 
\Xpage{19}
- 
 
 86 
\Xchap{5}{Conclusion }{19}
- 
 
 87 
\Xsec{5.1}{Possible future improvements }{19}
- 
 
 88 
\Xbib{radio-astronomy-frequency}{1}
- 
 
 89 
\Xbib{spectrum-observatory}{2}
- 
 
 90 
\Xbib{lofar}{3}
- 
 
 91 
\Xbib{astron-devices}{4}
- 
 
 92 
\Xbib{casper-project}{5}
87 
\Xpage{20}
 93 
\Xpage{20}
88 
\Xchap{5}{Conclusion }{20}
 94 
\Xchap{!1}{References}{20}
- 
 
 95 
\Xbib{casper-paper}{6}
- 
 
 96 
\Xbib{Z-DOK-connectors}{7}
89 
\Xsec{5.1}{Possible future improvements }{20}
 97 
\Xbib{amateur-fringes}{8}
- 
 
 98 
\Xbib{amateur-sdr}{9}
- 
 
 99 
\Xbib{MLAB-GPSDO}{10}
- 
 
 100 
\Xbib{serial-lvds}{11}
- 
 
 101 
\Xbib{fpga-pcie}{12}
90 
\Xpage{21}
 102 
\Xpage{21}
91 
\Xchap{A}{Circuit diagram of ADCdual01A module }{21}
 - 
 
92 
\Xpage{22}
 - 
 
93 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{22}
 - 
 
94 
\Xpage{23}
 103 
\Xpage{23}
- 
 
 104 
\Xchap{A}{Circuit diagram of ADCdual01A module }{23}
95 
\Xpage{24}
 105 
\Xpage{24}
- 
 
 106 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{24}
96 
\Xpage{25}
 107 
\Xpage{25}
97 
\Xpage{26}
 108 
\Xpage{26}
98 
\Xpage{27}
 109 
\Xpage{27}
- 
 
 110 
\Xpage{28}
- 
 
 111 
\Xpage{29}
99 
\Xchap{C}{Content of enclosed CD }{27}
 112 
\Xchap{C}{Content of enclosed CD }{29}