Subversion Repositories svnkaklik

Rev

Rev 350 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 350 Rev 352
Line 1... Line 1...
1
1
2 
**** 08/21/07 15:28:32 ************** PSpice Lite (Jan 2005) *****************
 2 
**** 08/23/07 17:58:38 ************** PSpice Lite (Jan 2005) *****************
3 
 
 3 
 
4 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-PSpiceFiles\SCHEMATIC1\test.sim ]
4 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-pspicefiles\schematic1\test.sim ]
5 
 
 5 
 
6 
 
 6 
 
7 
 ****     CIRCUIT DESCRIPTION
 7 
 ****     CIRCUIT DESCRIPTION
8 
 
 8 
 
9 
 
 9 
 
Line 29... Line 29...
29 
 
 29 
 
30 
 
 30 
 
31 
**** INCLUDING SCHEMATIC1.net ****
 31 
**** INCLUDING SCHEMATIC1.net ****
32 
* source RECEIVER
 32 
* source RECEIVER
33 
C_C1         0 N03478  15nF
33 
C_C1         0 N03478  15nF
34 
V_V2         N03432 0 DC 0Vdc AC 1Vac
34 
V_V2         N03432 0 DC 0Vdc AC 0.001Vac
35 
R_R1         0 N03490  100
35 
R_R1         0 N03490  100
36 
E_U1         N03510 0 VALUE {LIMIT(V(N03718,N03634)*1E6,-15V,+15V)} _U1 N03718
 36 
E_U1         N03510 0 VALUE {LIMIT(V(N03718,N03634)*1E6,-15V,+15V)} _U1 N03718
37 
+  N03634 1G
 37 
+  N03634 1G
38 
 
 38 
 
39 
R_R4         N03718 N03462  6.8k
39 
R_R4         N03718 N03462  6.8k
Line 42... Line 42...
42 
C_C2         N03518 N03510  1n
42 
C_C2         N03518 N03510  1n
43 
R_R6         N03774 N03782  20k
43 
R_R6         N03774 N03782  20k
44 
R_R7         0 N03774  100000k
44 
R_R7         0 N03774  100000k
45 
V_V1         N03462 0 12Vdc
 45 
V_V1         N03462 0 12Vdc
46 
R_R2         N03634 N03510  100k
46 
R_R2         N03634 N03510  100k
47 
L_L1         N03462 N03478  3900uH
47 
L_L1         N03462 N03478  4900uH
48 
C_C3         N03634 N03510  270pF
48 
C_C3         N03634 N03510  100pF
49 
X_TX1    N03518 0 N03782 N03774 SCHEMATIC1_TX1
49 
X_TX1    N03518 0 N03782 N03774 SCHEMATIC1_TX1
50 
J_J1         N03478 N03432 N03490 JbreakN
50 
J_J1         N03478 N03432 N03490 JbreakN
51 
C_C4         N03622 N03634  1nF
51 
C_C4         N03622 N03634  4.7nF
52 
R_R3         0 N03622  10k
52 
R_R3         0 N03622  10k
53 
 
 53 
 
54 
.subckt SCHEMATIC1_TX1 1 2 3 4
54 
.subckt SCHEMATIC1_TX1 1 2 3 4
55 
L1_TX1         1 2 1000
 55 
L1_TX1         1 2 1000
56 
L2_TX1         3 4 1000
 56 
L2_TX1         3 4 1000
Line 58... Line 58...
58 
.ends SCHEMATIC1_TX1
 58 
.ends SCHEMATIC1_TX1
59 
 
 59 
 
60 
**** RESUMING test.cir ****
 60 
**** RESUMING test.cir ****
61 
.END
 61 
.END
62
62
63 
**** 08/21/07 15:28:32 ************** PSpice Lite (Jan 2005) *****************
 63 
**** 08/23/07 17:58:38 ************** PSpice Lite (Jan 2005) *****************
64 
 
 64 
 
65 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-PSpiceFiles\SCHEMATIC1\test.sim ]
65 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-pspicefiles\schematic1\test.sim ]
66 
 
 66 
 
67 
 
 67 
 
68 
 ****     Junction FET MODEL PARAMETERS
 68 
 ****     Junction FET MODEL PARAMETERS
69 
 
 69 
 
70 
 
 70 
 
Line 77... Line 77...
77 
               NJF
77 
               NJF
78 
         VTO   -2
78 
         VTO   -2
79 
        BETA  100.000000E-06
79 
        BETA  100.000000E-06
80 
 
 80 
 
81
81
82 
**** 08/21/07 15:28:32 ************** PSpice Lite (Jan 2005) *****************
 82 
**** 08/23/07 17:58:38 ************** PSpice Lite (Jan 2005) *****************
83 
 
 83 
 
84 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-PSpiceFiles\SCHEMATIC1\test.sim ]
84 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-pspicefiles\schematic1\test.sim ]
85 
 
 85 
 
86 
 
 86 
 
87 
 ****     Ferromagnetic Core MODEL PARAMETERS
 87 
 ****     Ferromagnetic Core MODEL PARAMETERS
88 
 
 88 
 
89 
 
 89 
 
Line 100... Line 100...
100 
           A   44.82
100 
           A   44.82
101 
           C     .4112
101 
           C     .4112
102 
           K   25.74
102 
           K   25.74
103 
 
 103 
 
104
104
105 
**** 08/21/07 15:28:32 ************** PSpice Lite (Jan 2005) *****************
 105 
**** 08/23/07 17:58:38 ************** PSpice Lite (Jan 2005) *****************
106 
 
 106 
 
107 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-PSpiceFiles\SCHEMATIC1\test.sim ]
107 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-pspicefiles\schematic1\test.sim ]
108 
 
 108 
 
109 
 
 109 
 
110 
 ****     SMALL SIGNAL BIAS SOLUTION       TEMPERATURE =   27.000 DEG C
 110 
 ****     SMALL SIGNAL BIAS SOLUTION       TEMPERATURE =   27.000 DEG C
111 
 
 111 
 
112 
 
 112 
 
Line 136... Line 136...
136 
 
 136 
 
137 
 
 137 
 
138 
 
 138 
 
139 
          JOB CONCLUDED
 139 
          JOB CONCLUDED
140
140
141 
**** 08/21/07 15:28:32 ************** PSpice Lite (Jan 2005) *****************
 141 
**** 08/23/07 17:58:38 ************** PSpice Lite (Jan 2005) *****************
142 
 
 142 
 
143 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-PSpiceFiles\SCHEMATIC1\test.sim ]
143 
 ** Profile: "SCHEMATIC1-test"  [ D:\KAKLIK\projekty\schemata\mereni\VLF\SIM\receiver-pspicefiles\schematic1\test.sim ]
144 
 
 144 
 
145 
 
 145 
 
146 
 ****     JOB STATISTICS SUMMARY
 146 
 ****     JOB STATISTICS SUMMARY
147 
 
 147 
 
148 
 
 148 
 
149 
******************************************************************************
 149 
******************************************************************************
150 
 
 150 
 
151 
 
 151 
 
152 
 
 152 
 
153 
  Total job time (using Solver 1)   =         .89
 153 
  Total job time (using Solver 1)   =         .82
154
154
155 

            155