?lang_form? ?lang_select? ?lang_submit? ?lang_endform?
{HEADER END}
{FILE START}

library

?curdirlinks? - Rev 3

?prevdifflink? - Blame - ?getfile?

#nolist
//
// Komplete definition of all Special Feature Registers for CCS C compiler
//
//    PIC16F83
//    PIC16F84
//
// (c)miho 2005
//
// History:
//
// 1.00 First Version, not verified yet


// SFR Registers in Memory Bank 0
//
#byte INDF           = 0x00
#byte TMR0           = 0x01
#byte PCL            = 0x02
#byte STATUS         = 0x03
   #bit IRP          = STATUS.7
   #bit RP1          = STATUS.6
   #bit RP0          = STATUS.5
   #bit TO           = STATUS.4
   #bit PD           = STATUS.3
   #bit Z            = STATUS.2
   #bit DC           = STATUS.1
   #bit C            = STATUS.0
#byte FSR            = 0x04
#byte PORTA          = 0x05
#byte PORTB          = 0x06
#byte EEDATA         = 0x08
#byte EEADR          = 0x09
#byte PCLATH         = 0x0A
#byte INTCON         = 0x0B
   #bit GIE          = INTCON.7
   #bit EEIE         = INTCON.6
   #bit T0IE         = INTCON.5
   #bit INTE         = INTCON.4
   #bit RBIE         = INTCON.3
   #bit T0IF         = INTCON.2
   #bit INTF         = INTCON.1
   #bit RBIF         = INTCON.0


// SFR Registers in Memory Bank 1
//
#byte INDF_1         = 0x80         // miror
#byte OPTION         = 0x81
   #bit RBPU         = OPTION.7
   #bit INTEDG       = OPTION.6
   #bit T0CS         = OPTION.5
   #bit T0SE         = OPTION.4
   #bit PSA          = OPTION.3
   #bit PS2          = OPTION.2
   #bit PS1          = OPTION.1
   #bit PS0          = OPTION.0
#byte PCL_1          = 0x82         // mirror
#byte STATUS_1       = 0x83         // mirror
   #bit IRP_1        = STATUS_1.7
   #bit RP1_1        = STATUS_1.6
   #bit RP0_1        = STATUS_1.5
   #bit TO_1         = STATUS_1.4
   #bit PD_1         = STATUS_1.3
   #bit Z_1          = STATUS_1.2
   #bit DC_1         = STATUS_1.1
   #bit C_1          = STATUS_1.0
#byte FSR_1          = 0x84         // mirror
#byte TRISA          = 0x85
#byte TRISB          = 0x86
#byte EECON1         = 0x88
#byte EECON2         = 0x89
#byte PCLATH_1       = 0x8A         // mirror
#byte INTCON_1       = 0x8B         // mirror
   #bit GIE_1        = INTCON_1.7
   #bit EEIE_1       = INTCON_1.6
   #bit T0IE_1       = INTCON_1.5
   #bit INTE_1       = INTCON_1.4
   #bit RBIE_1       = INTCON_1.3
   #bit T0IF_1       = INTCON_1.2
   #bit INTF_1       = INTCON_1.1
   #bit RBIF_1       = INTCON_1.0


#list
{FILE END}
{FOOTER START}

Powered by WebSVN v2.8.3