Subversion Repositories svnkaklik

\chap Testing construction

\sec Required parameters

Wide dynamical range and high  3 intercept point are desired. The receiver must accept wide dynamic signals because radioastronomical signal in typically weak signal covered by strong man made noise signal.    

%\sec Sampling frequency
 
%\sec System scalability

%\secc Differential signaling 

\sec System description

%       \secc Frequency synthesis       

\secc Signal connectors 

Several widely used and commercially easily accessible differential connectors was considered. 

\begitems

  * <del>[[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
  * [[http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
  * <del>[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>

\enditems

MiniSAS connector was chosen as  the best for use in connection multiple ADC modules.  This miniSAS connector is compatible with existing SATA cabling system. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems. 

\secc Design of ADC modules

For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.  And much better than widely used Eagle software.

New PCB footprints must be designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. They are now publicly accessible from official 

            
\secc ADC modules interface

All two ADCdual01A modules was connected to FPGA ML605 board trough

\midinsert
\picw=10cm \cinspic ./img/ML605-board.jpg
\caption/f Used FPGA ML605 development board.
\endinsert

\secc Output data format

\midinsert
\ctable {cccccccccc}{
\hfil
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
}
\caption/t System device "/dev/xillybus_data2_r" data format
\endinsert

\sec Achieved parameters

\secc Data reading and recording 

For reading data stream from ADC driver Gnuradio software was used. Gnuradio suite consist gnuradio-companion which is a graphical tool for creating signal flow graphs and generating flow-graph source code. This tool was used to create basic RAW data grabber to record and interactive wiev data stream output from ADC modules. 

\midinsert
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
\caption/f ADC recorder flow graph created in gnuradio-companion.
\endinsert

\midinsert
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
\caption/f User interface window of running ADC grabber.
\endinsert

Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal. 


%\sec Future improvements

%\chap Example of usage

%\sec Simple polarimeter station
    
%\sec Basic interferometer station

%\sec Simple passive Doppler radar

%\chap Proposed final system

%\sec Custom design of FPGA board

%\sec Parralella board computer

%\chap Conclusion