Rev Age Author Path Log message Diff Changes
3425 3965 d 8 h kaklik / pridani dalsi dokumentace. Diff
/Designs/Laboratory_instruments/High_voltage_power_supply/pdf
/Designs/Laboratory_instruments/High_voltage_power_supply/pdf/ADuM3190.pdf
/Modules/CPLD_FPGA/S6AN01A/pdf/HDMI_connector.pdf
/Modules/Sensors/ALTIMET01A/SW/Python/dpi145_test.py
/Modules/Clock/CLKDIV01A/TODO.txt
/Modules/Clock/CLKGEN01B/pdf/Si570.pdf
/Modules/CommSerial/I2CHUB02A/TODO.txt
/Modules/H_Bridge/DRV8835HB01A/TODO.txt
/Modules/Measuring/GPS01A/TODO.txt
3370 4008 d 12 h kaklik / zalozeni dokumentacni slozky pro novy modul FPGA. Diff
/Designs/HAM Constructions/RMTS01A/pdf
/Designs/HAM Constructions/RMTS01A/pdf/afe7071.pdf
/Modules/CPLD_FPGA/S6AN01A
/Modules/CPLD_FPGA/S6AN01A/CAM_AMA
/Modules/CPLD_FPGA/S6AN01A/CAM_DOC
/Modules/CPLD_FPGA/S6AN01A/CAM_PROFI
/Modules/CPLD_FPGA/S6AN01A/CAM_PROFI/Preview.gvp
/Modules/CPLD_FPGA/S6AN01A/DOC
/Modules/CPLD_FPGA/S6AN01A/DOC/HTML
/Modules/CPLD_FPGA/S6AN01A/DOC/SRC
/Modules/CPLD_FPGA/S6AN01A/PCB
/Modules/CPLD_FPGA/S6AN01A/PrjInfo.txt
/Modules/CPLD_FPGA/S6AN01A/SCH
/Modules/CPLD_FPGA/S6AN01A/SW
/Modules/CPLD_FPGA/S6AN01A/pdf
/Modules/CPLD_FPGA/S6AN01A/pdf/ds160.pdf
/Modules/CPLD_FPGA/S6AN01A/pdf/ds162.pdf